英文字典中文字典


英文字典中文字典51ZiDian.com



中文字典辞典   英文字典 a   b   c   d   e   f   g   h   i   j   k   l   m   n   o   p   q   r   s   t   u   v   w   x   y   z       







请输入英文单字,中文词皆可:


请选择你想看的字典辞典:
单词字典翻译
66982查看 66982 在百度字典中的解释百度英翻中〔查看〕
66982查看 66982 在Google字典中的解释Google英翻中〔查看〕
66982查看 66982 在Yahoo字典中的解释Yahoo英翻中〔查看〕





安装中文字典英文字典查询工具!


中文字典英文字典工具:
选择颜色:
输入中英文单字

































































英文字典中文字典相关资料:


  • Xilinx Virtex-5 Family FPGAs
    1 EasyPathTM solutions provide a conversion-free path for volume production 2 A single Virtex-5 CLB comprises two slices, with each containing four 6-input LUTs and four Flip-Flops (twice the number found in a Virtex-4 slice), for a total of eight 6-LUTs and eight Flip-Flops per CLB
  • Dual-Port 10GbE SFP+ Network Adapter - Xilinx
    CPU-EFFICIENT NETWORKING The XtremeScale SFN8522-Onload dual-port 10GbE Ethernet SFP+ server adapter delivers faster, more eficient processing of network trafic to accelerate a wide range of applications The SFN8522-Onload has 8 lanes of PCIe 3 1 minimizing latency and maximizing bus throughput between the adapter and the host
  • Xilinx - Adaptable. Intelligent | together we advance_
    Xilinx (now a part of AMD) is the inventor of the FPGA, programmable SoCs, and now, the ACAP delivers the most dynamic processing technology in the industry
  • AMD ALVEO™ U45N NETWORK ACCELERAT - Xilinx
    DISCLAIMERS The information contained herein is for informational purposes only and is subject to change without notice While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information Advanced Micro Devices, Inc makes no
  • SMPTE UHD-SDI Receiver Subsystem v2. 0 Product Guide - Xilinx
    Introduction The Society of Motion Picture and Television Engineers (SMPTE) UHD-SDI receiver subsystem implements an SDI receive interface in accordance with the serial digital interface (SDI) family of standards The subsystem receives video from a native SDI and generates AXI4-Stream video The subsystem allows fast selection of the top level parameters and automates most of the lower level
  • Changing Utilization Rates in Real Time to Investigate FPGA . . . - Xilinx
    Changing Utilization Rates in Real Time to Investigate FPGA Power Behavior Power management in FPGA designs is always a critical issue Here’s a new way to measure estimated power on a real FPGA device
  • CS1518_UltraScaleValuePiece_FINAL_F2. 3_061714 - Xilinx
    The table above shows the potential chip and system level value multipliers associated with 3 different migration paths When migrating from Virtex-7 to Kintex UltraScale devices, designers will see 1 5-3X chip level performance-per-dollar improvements across all performance areas, with 25-45% power reductions For those doing multi-chip integration, up to 60% BOM cost reduction and 2-3 5X
  • Data Center Product Brief - Xilinx
    Xilinx silicon advancements provide data center innovators with the freedom to build more value and cost effectiveness into the latest cloud environments The power of programmability, combined with the inherent parallelism of the Xilinx FPGA architecture, accelerates processing and throughput for new classes of servers, storage, and network solutions With the freedom to choose from an
  • ARC Processor Cores LEON GRLIB - Xilinx
    The processor models are available as part of the GRLIB IP Library The GRLIB IP Library is an integrated set of reusable IP cores, designed for system-on-chip (SOC) development The IP cores are centered around the common on-chip bus, and use a coherent method for simulation and synthesis The library is vendor independent, with support for different CAD tools and target technologies A





中文字典-英文字典  2005-2009